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Abstract—SiC Schottky diode varactors have been fabricated
for use in microwave power applications, specifically the dynamic
load modulation (DLM) of power amplifiers (PAs). A custom
doping profile has been employed to spread the C(V) over a large
bias voltage range, thereby increasing the effective tuning range
under large voltage swing conditions. The small-signal tuning
range is approximately 6 and punch-through is reached at a bias
voltage of −60V, while the breakdown voltage is in the order
of −160V. An interdigitated layout is utilized together with a
self-aligned Schottky anode etch process to improve the Q-factor
at 2 GHz, which is 20 at zero bias and approximately 160 at
punch-through.
Index Terms—SiC, Schottky diodes, varactors, self-aligned,
interdigitated, tuning range, power amplifiers, load modulation
I. INTRODUCTION
THE future demand for high data rate wireless communi-cation services pushes the development of novel power
amplifier (PA) architectures. Dynamic load modulation (DLM)
has for instance been demonstrated as a method to improve PA
energy efficiency in the transmission of modern communica-
tion signals with high peak-to-average ratios [1]. Varactors are
a central component in the realization of DLM architectures,
but there is a lack of commercial varactor solutions specifically
designed to support both high effective tuning range and high
power operation.
We have previously reported on SiC Schottky diodes for
use in microwave applications [2], [3]. SiC is a wide bandgap
material that can withstand high electrical fields [4], and has a
mobility suitable for high frequency devices. Special varactor
design considerations are required to support applications
featuring high power levels. The effective tuning range of
varactor diodes decreases with the voltage swing, as the
forward conduction and breakdown regions must be avoided
[5]. In [3] the focus was specifically on fabricating varactors
for use in the DLM of PAs. An effort was therefore made
to linearize the C(V), improve the effective tuning range,
and support a high breakdown voltage by a custom doping
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profile. Increasing the effective tuning range by a custom
doping profile has also been reported in GaAs technology [6].
Recently a wide bandgap GaN varactor capable of handling
high voltages was reported [7].
In this work further efforts have been made to improve the
voltage handling of SiC varactors. Through improved doping
profile design both the breakdown voltage and effective tuning
range have been significantly improved compared to [3].
Fabricating the devices in a planar interdigitated self-aligned
process has also contributed to a simultaneous improvement
in Q-factor.
II. EPITAXIAL DESIGN AND GROWTH
Based on requirements for a specific DLM application the
epitaxial doping profile was optimized by numerical methods
with the goal of distributing the C(V) over a large bias
range while simultaneously maintaining a high breakdown
voltage and Q-factor. The nominal C(V) resulting from the
optimization process was a cubic function, smoothly leveling
out before punch-through to reduce higher order harmonic
generation from a derivative discontinuity. Similar to [6] a
low doped spacer layer was used as a design parameter. The
breakdown voltage was however purposely designed, at the
cost of higher series resistance, to be significantly larger than
the punch-through voltage. In proper DLM network design
the peak PA output power and largest varactor voltage swing
occurs when the varactor is biased for minimum capacitance.
The designed C(V) allows for large voltage swing operation
in the saturated/linear C(V) region where the Q-factor is the
highest and the power loss to harmonic generation is small.
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Fig. 1. Donor doping concentration (ND) extracted from C(V) measure-
ments, compared to the doping profile specification.
2Without the need to reduce the reverse bias to avoid breakdown
at large voltage swing, the dynamic range of the DLM network
remains constant. Linearity was not addressed in the C(V)
design, as digital predistortion has successfully been shown
capable of linearizing a highly nonlinear PA incorporating
DLM [1].
The devices were fabricated in a planar process. The epitaxy
was performed on a semi-insulating 4H-SiC Si-face 8◦ off
c-axis substrate from Cree, Inc. Nitrogen was used for n-
type doping and the doping profile specification is shown in
Fig. 1. From bottom and up the nominal epitaxial structure
consisted of a 1µm highly doped (≈1·1019 cm−3) access layer,
a 1µm graded depletion layer (from 2·1016 to 3·1017 cm−3),
and a 220 nm low doped spacer layer (≈2·1016 cm−3). Correct
choice of the spacer layer doping ensures complete depletion
of the layer by the built-in junction voltage.
The epilayer growth was done in a horizontal hot-wall
CVD reactor [8]. The growth temperature was 1560◦C and
the pressure 200 mbar. The Si and C sources were silane and
propane with a mixture of hydrogen and argon as a carrier gas
(4% of Ar in H2). The epi-structure was grown in two steps.
The highly doped layer was first grown with a C/Si ratio of
0.8 and a low growth rate of 2µm/h. A baking of the susceptor
followed to assure that the net background n-type level came
down to the low 1014 cm−3 range. The graded depletion layer
as well as the low doped spacer layer were grown during a
second run with a C/Si ratio of 1 and a growth rate of 3µm/h
with a special schema for the flow of N2 gas.
III. FABRICATION
Schematic illustrations of the main fabrication steps are
shown in Fig. 2. Photolithography was used for all pattern
transfer processes. Definition of the ohmic contact recesses
was done by ICP etching using a Ni mask. A subsequent Ni
masked etching step commenced the device isolation. Ohmic
cathode contacts were defined by evaporation of Ni, followed
by annealing at 1000◦C for 5 min in an Ar atmosphere.
TLM measurements yielded an ohmic contact resistance of
0.5Ωmm. Schottky contacts (Ti/Pt/Au/Ni) were evaporated
after removal of native oxide. A Ni layer was evaporated on top
of the ohmic contacts as a protective etch mask. ICP etching
of the entire chip produced self-aligned Schottky anode mesas,
while simultaneously completing the device isolation. The
pad and interconnect metallization was done by evaporation
of Ti/Au. Electroplating of 3µm gold defined electrodes and
anode air-bridges. Finally, gold was sputtered on the backside
of the chip.
The nominal layout for a single finger device consisted of
a 5µm wide and 400µm long Schottky anode contact with
two adjacent 10µm wide ohmic cathode contacts at a contact
spacing of 4µm. A parallel connection of such single finger
unit-cells, sharing adjacent ohmic contacts, were used to form
larger multi-finger devices as shown in Fig. 3. To improve the
area utilization coplanar ground planes, to facilitate on-wafer
characterization, were only added to the single finger devices.
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Fig. 2. Schematic fabrication process steps: a) ohmic contact recessing,
b) partial device isolation, c) ohmic contact definition, d) Schottky contact
definition, e) ohmic contact protection, f) self-aligned etching.
Fig. 3. SEM image of multi-finger devices featuring 7 anode fingers and a
minimum capacitance of 1 pF, to be diced and mounted into hybrid circuits.
The inset shows a close-up of the anode air-bridges.
IV. CHARACTERIZATION
DC measurements (Keithley 4200) showed typical device
breakdown voltages in the range of −150 to −170V, corre-
sponding to estimated peak electric fields of 2.1 to 2.3 MV/cm.
This is comparable to the critical electric field in 4H-SiC
(2.5 MV/cm at ND=1016 cm−3) [4]. For a few of the devices
breakdown did not occur when biased to −200V (estimated
2.5 MV/cm). For the best devices the leakage current at
−100V remained below 0.1 A/cm2. In the forward direction
the voltage-current slopes were close to 60 mV/decade, with a
high DC on-resistance due to the low doped spacer layer. The
I(V) for a single finger device is shown in Fig. 4.
To extract the single finger device characteristics a vector
network analyzer (VNA, Agilent E8361A) was used to mea-
sure S-parameters from 0.1 to 40 GHz for bias voltages from
0 to −100V. The resulting C(V) and Q-factors are shown
in Fig. 5. At zero-bias and 2 GHz the capacitance is 0.92 pF
(0.46 fF/µm2) and the Q-factor 20 (Qmin). The small-signal
tuning range is approximately 6 from 0 to −60V, after which
the C(V) saturates when punch-through is reached. The donor
doping concentration extracted from C(V) measurements is
shown in Fig. 1 and agrees well with the doping profile
specification.
A performance comparison with published varactors is
shown in Table I. This work does not represent the highest
small-signal tuning range, but Table I shows that the tuning
ratio of this work decreases more slowly with the bias volt-
3−200 −100 0
10−14
10−12
10−10
10−8
10−6
10−4
10−2
Bias (V)
Cu
rre
nt
 (A
)
0 0.5 1
10−14
10−12
10−10
10−8
10−6
10−4
10−2
Bias (V)
Fig. 4. I(V) for a single finger device with −160V breakdown. The voltage-
current slope is 62 mV/decade in the forward direction.
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Fig. 5. C(V) and Q-factor at 2 GHz for a single finger device. Waveforms
are inserted to illustrate how the C(V) supports an effective 3:1 tuning range
at a voltage amplitude of 18 V (see 3:1 bias in Table I).
age. Fig. 6 shows how the effective tuning range decreases,
from the small-signal tuning range, when superimposing an
increasing voltage amplitude while simultaneously preventing
forward conduction and reverse breakdown (see the waveforms
in Fig. 5). It is seen that this work supports superior effective
tuning range for voltage amplitudes larger than 5 V. The large
bias range between punch-through and breakdown also allows
for a voltage amplitude of more than 45 V at the peak Q-factor
after punch-through (Qmax), making the devices suitable for
DLM networks in high power PAs.
V. DISCUSSION AND CONCLUSIONS
The fabrication of SiC varactors with large effective tuning
range suitable for microwave power applications, such as the
DLM of PAs, has been demonstrated. This is accomplished
by spreading the C(V) through the use of a custom designed
doping profile. Making the C(V) non-abrupt has increased the
TABLE I
COMPARISON WITH OTHER VARACTORS
Technology TuningRange
4:1 / 3:1 / 2:1
Bias (V)a
Punch-
thr. (V)
Break-
dn. (V) Qmin Qmax
SiC [3]
(2 GHz) 5.6:1 1 / 2 / 6 15 40 8 45
GaAs [6]
(2 GHz) 9:1 5 / 7 / 9 15 28 22
b 150b
GaN [7]
(1 GHz) 5:1 2 / 3 / 9 N.A. 120 N.A. > 35
This work
(2 GHz) 6:1 8 / 18 / 30 60 >150 20 160
a bias voltage where the tuning ratio is 4:1 / 3:1 / 2:1
b assuming Qparasitics = 100
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Fig. 6. Effective tuning range versus superimposed voltage amplitude, while
avoiding forward conduction and reverse breakdown.
allowable voltage swing when the varactor is tuned. Device
fabrication by a self-aligned interdigitated process enables the
down-scaling of anode mesa dimensions and anode-cathode
distance to reduce the parasitic series resistance. The break-
down voltage, effective tuning range, and Q-factor are all
significantly improved compared to [3], and for specific appli-
cations trade-offs can be made through the epitaxial design.
Supporting such a C(V), while simultaneously maintaining a
high peak Q-factor by layout and processing, is exclusively
enabled by the wide bandgap properties of SiC.
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